

Figure 1






Figure 2

Master Control Register



Master Status Register



Clock Divider Register




Figure 3




Figure 4